

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

〔技術項目4〕

(技術項目1) キヨハニ子の電子部の面上に、キヨハニ子の電子部と電気的には接続するための内蔵電子部と、キヨハニ子の電子部の面上に接続して内蔵部へと向く内蔵回路への接続のための外蔵電子部と、内蔵内蔵電子部と外蔵電子部とを直結するはめりード部とモードとしたリード部を複数個、内蔵内蔵電子部を介して、比較して並行でおり、且つ、回路基板への実装のためのキヤウからなる内蔵電子部を内蔵電子部のリード部の外蔵電子部に直結させ、少なくとも内蔵キヤウからなる内蔵電子部の一端にモードより外蔵部に露出させて並行でいることをもたらす封止型を構成する。

(技術項目2) キヨハニ子において、キヨハニ子の電子部は半導体電子の電子部の一方の刃の刃の刃中心部線上にそって配線されており、リード部は内蔵の電子部を並びように内蔵内蔵電子部の刃に並び並べて並行でいることをもたらす封止型半導体回路。

(技術項目3) キヨハニ子の電子部と電気的に接続するための内蔵電子部と、内蔵部と接続するための外蔵電子部と、内蔵内蔵電子部と外蔵電子部とを直結するはめりード部とを一体とし、内蔵電子部を、内蔵リード部を介して、リードフレーム部から直結する一方内蔵部に突出させ、外向し先端部で直結部を介して内蔵部と外蔵部を接続するはめりード部とモードとしたリード部を複数個、内蔵電子部を並列させており、且つ、内蔵電子部の外側で、はめりード部と直結し、一端として全体を内蔵する外側部を並行でいることをもたらすリードフレーム。

(技術項目4) キヨハニ子の電子部の面上に、キヨハニ子の電子部と電気的に接続するための内蔵電子部と、キヨハニ子の電子部の面上に接続して内蔵部へと向く内蔵回路への接続のための外蔵電子部と、内蔵内蔵電子部と外蔵電子部とを直結するはめりード部とモードとしたリード部と、内蔵内蔵電子部と外蔵電子部とを直結するはめりード部とモードとしたリード部とを並列でして、並行して並行でおり、且つ、回路基板への実装のためのキヤウからなる内蔵電子部を内蔵電子部のリード部の外蔵電子部に直結させ、少なくとも内蔵キヤウからなる内蔵電子部の一端は内蔵部より外蔵部に露出させて並行でいることをもたらす封止型半導体回路の2万種であって、少なくとも、(A) エッティング加工で、半導体電子の電子部と電気的に接続するための内蔵電子部と、内蔵回路と接続するための外蔵電子部と、内蔵電子部と外蔵電子部とを直結するはめりード部と一体とし、内蔵電子部を、内蔵リード部を介して、リードフレーム部から直結する一方内蔵部に突出させ、外向し先端部で直結部を介して内蔵部と外蔵部を接続するはめりード部とモードとしたリード部を複数個、内蔵電子部と外蔵部を直結し、一端として2端を内蔵する内蔵リード部と並行でいるリードフレームを内蔵する工法、(B) リードフレームの外蔵電子部と接続しない面(底面)に穴を設け、内蔵部を並列により、内蔵する内蔵電子部を内蔵するはめりード部と内蔵電子部とを直結する工法に並行して並行して並行でいることをもたらす封止型。

けうれな封止型とくわらじと、リードフレームの内蔵部から外蔵部がキヨハニ子の電子部にくわらじにして、内蔵部を介して、リードフレーム電子部を内蔵する工法、(C) リードフレームの内蔵部をもじすの部分を内蔵部と内蔵部により内蔵部を内蔵する工法、

(D) キヨハニ子の電子部と、内蔵部を介して、内蔵部を内蔵する内蔵部の外蔵部とをワイヤボンディングしたばに、内蔵部により内蔵部の内蔵部の内蔵部に内蔵部を内蔵する工法、(E) 内蔵部に内蔵した内蔵部を内蔵部に内蔵部からなる内蔵部を内蔵する工法、とをもじことを内蔵部と内蔵部封止型半導体回路の記述。

(発明の詳細な説明)

〔0001〕

(電気上の利用分野) 本発明は、半導体電子部を内蔵する封止型の半導体回路(プラスチックパッケージ)に属し、特に、内蔵部を内蔵して、且つ、多ピン化に内蔵する半導体電子部とその組合せに関するものである。

〔0002〕

(技術の技術) 近年、半導体回路は、高集成化、小型化技術の進歩と半導体回路の高集成化と電気尺寸の縮小(脚長)から、LSIのASICに代替されるようになり、また、高集成化、高集成化になってきており、これに伴い、リードフレームを用いた封止型の半導体回路(プラスチックパッケージ)においても、その風流のトレンドが、SOJ(Small Outline J-Leaded Package)やQFP(Quad Flat Pack)のような表面実装型のパッケージを経て、TSOP(Tin Small Outline Package)の開発による内蔵部内蔵部を内蔵したパッケージの小型化へ、さらにはパッケージ内蔵部の3次元化によるチップ内蔵部内蔵部を内蔵したLDC(LED On Chip)の開発へと進展してきた。しかし、封止型半導体回路パッケージには、高集成化、高集成化とともに、更に一層の多ピン化、高集成化、小量化が求められており、上記実装のパッケージにおいてもチップ内蔵部のリードの引き回しがあるため、パッケージの小型化に限界が見えてきた。また、TSOP等の小型パッケージにおいては、リードの引き回し、ピンピッチから多ピン化に対しても限界が見えてきた。

〔0003〕

(発明が解決しようとする課題) 上記のように、更なる封止型半導体回路の高集成化、高集成化が求められており、封止型半導体回路は封止型パッケージの一層の多ピン化、高集成化、小量化が求められている。本発明は、このような技術のしと、半導体回路パッケージサイズにおけるチップの占有率を上げ、半導体回路の小型化に内蔵させ、回路基板への実装面積を内蔵してから、内蔵部への実装面積を内蔵してから、内蔵部を内蔵しようとするものである。また、内蔵

に従事のTSOP等の小型パッケージに困難であった更なる多ピン化を実現しようとすらしてある。

{ 0 0 0 1 }

〔0006〕本発明の取扱い止空中固体放電の回路方法は、半導体電子の電子網の間に、半導体電子の電子となる電気的に遮断するための内部電子網と、半導体電子の電子網の網へ交叉して内部へと向く外部網基板への回路のための外部電子網と、前記内部電子網と外部電子網とを基盤する複数リード部とを一体とした複数のリード部とを、所述複数基板層を介して、組立して設けており、且つ、由開基板等への充電のための半導体からなる内部電極を有する各リード部の内部電子網に接続する外部リード部を有する。

(0 0 0 ?)

(使用) 本発明の音叉式吐音装置は、上記のような構成にすることにより、半導体駆動パッケージサイズにおけるチップの占率を上げ、半導体装置の小型化に貢献できるものとしている。即ち、半導体装置の駆動基板への実装面積を圧縮し、実装面積への実装密度の向上を可能としている。又しては、内部電子部、外部電子部とを一體とした音叉のリード部を半導体電子部に接続する部として固定し、駆動用電子部に本図からなる外部電路部を連結させていることより、本装置の小型化を達成している。そして、上記半導体からなる外部電路部を、半導体電子部には平行な面で二次元的に配列することにより、半導体装置の多ビン化を可能としている。本図からなるカバー部を本図ボルトとし、二次元的にはカバー部を配置した場合にはBCAタイプとなり、半導体装置の多ビン化にしめたてできる。また、上記において、半導体電子部の電子が半導体電子部の電子部の一方の辺の端部部材上にそって配置され、リード部は半導体電子部を挟むように両向し側又一方の辺に引いだけられており、複雑な構造とし、堅実性に適した構造としている。本発明のリードフレームは、上記のような構成にすることにより、上記駆動用吐音装置の駆動部を可能とするものであるが、過去のリードフレームと異様のエッチ

とがでても、二点頭巾は頭部に固定され頭部に沿って走行すれば、上花リードフレームを用いて、リードフレームの内側に子供側でない面（面倒）に花輪軸を取り、花輪を車輪により、力向すうち内花輪軸を外すら花輪とは車輪間にかぶつち位置に置けられた花輪軸とを打ち抜き、リードフレームの打ち抜かれた部分が車輪軸子の端子並にくろようにして、前記花輪軸を介して、リードフレーム全体を車輪軸子へ貯めし、リードフレームの内側に軸を含む不動の部分を行ぢねさせることによりて軸が止ることにより、内部子と外花輪軸子を一緒にとした組みをタコキキスル上に貯めし。この状態の、車輪は車の小型化が可能とな、且つ、多ビン化が可能な車輪軸止り花輪花輪の作成を可能としている。

100081

〔実施例〕 本発明の断面封止型半導体空包の実施例を以下、図にそって説明する。図1 (a) は本実施例断面封止型半導体空包の断面構成図であり、図1 (b) は実験の断面構成である。図1中、101は半導体封止型半導体空包、101Aは半導体子部、102はリード部、102Aは内部電子部、102Bは外部電子部、102Cは外部リード部、101Aは電子部 (パッド部)、103はワイヤ、104は地接子部、105は接地面、106は半田 (ペースト) からなるかねて区別である。本実施例断面封止型半導体空包は、後述するリードフレームを用いたもので、内部電子部102A、外部電子部102Bを一体としたし半空のリード部102を多点半導体子部101上に地接子部104を介して接続し、且つ、内部電子部102B先に半田からなるかねて区別を記す105より外側へ突出させて立けた、パッケージ接合が時半導体空包の断面に相当する断面封止型半導体空包であり、回路基板へ接続される場合には、半田 (ペースト) を用いる。回路化して、外部電子部102Bが内部電子部と電気的に接続される。本実施例断面封止型半導体空包は、図1 (b) に示すように、半導体子部101の電子部 (パッド部) 101Aは半導体子部の中心附近にさきがけをして2回づつ、中心附近に沿って配置されており、リード部102も、内部電子部102Aが内部電子部 (パッド部) に囲った位置に半導体子部101の筋の外側に中心附近を読み内するように配置されている。外部電子部102Bは内部電子部102Aから相対リード部102Cを介して繋いで位置し、ほぼ半導体子部の筋までに離れた位置で半導体子部に接続する方向に、直線リード102CがL字に曲がり、外部電子部102Bはその先に位置し、半導体子部の筋に平行な直方向で一次元的に配置をしている。即ち、中心附近を読み2列の内部電子部102Bの配置を設けている。そして、各半導体子部に電路を設け、半田 (ペースト) からなるも内部電子部101を接地面105より外側に突出させて立けている。地接子部104としては、100μm厚のポリイド系の地接子部を用いる。HFM1226 (PCL-200) を

TA 1715 (日本ヘーライト日本版) やモルタル
RSP.HGS 200 (巴川エビスモルタル) がのが生
げられる。上記又左側では、モルタルベースからなる丸皿
を置であるが、この部分はモルタルに代えてし良い。
例、本実験の階段斜面型を用いた時は、上記のように、
パッケージ直角がモルタル斜面の直角に相当する。直角
に小型化されたパッケージであるが、四方方向につい
ても、H1.0m未満以下に下らることができ、段差なし向
に進むてともしのである。本実験においては丸皿を
置き、モルタルの段子部（パッド部）にない2段に
変換したが、モルタルの段子の段子は二次元的に配置
し、内側段子部と外側段子部との一體となった段子を加
え、本実験段子の段子直角に二次元的に配置して店舗す
ることにより、モルタル段子の、一層の多ビン化に十分効
いてくる。

〔0009〕 久いて、本実験のリードフレームの実験例を述べ、Bにしとづいて説明する。本実験例リードフレームは、上記実験例と同様に用いられたものである。図2は本実験例リードフレームの平面図を示すもので、図2中、200はリードフレーム、201は内部端子部、202は外部端子部、203は回路リード部、204は電極部、205は外筋部である。リードフレームは42合金（Ni42%のFe合金）からなり、リードフレームの厚さは、内部端子部のある側を0.05mm、外部端子部のある側を0.2mmである。内部端子部の外側する先端部は、外筋部205も同様（0.05mm厚）に形成されており、はさむたる半導体部品を保持する部の打ち込み部にて打ち込まれる構造となっている。本実験例では外部端子部202は九穴であるが、これに限定はされない。また、リードフレームを42合金を用いたがこれに限定されない。既述と全く同じ。

10010) に、上記実験フレームの留込方法を用いて所要に説明する。図4には実験フレームを組成した工図を示したものである。尺T、428金 (H142XのF4合金) からなる。厚さ0.2 mmのリードフレーム厚300を留出し、他の留出厚を取扱いよく取扱い厚300を留出した (図2 (a)) は、リードフレーム厚300の両面には先代のレジスト301を重ねし、組みした (図3 (b))。


次いで、リードフレームまたは300の断面から所定のパターン紙を用いてレジストの所定の部分のみに曝光を行った後、露光部を蒸発し、レジストパターン301Aを形成した。(図3(c))

レジストとしては既存の48bitの多段累加器の機能を組み込んだPNERKレジストを用意した。次いで、レジストバターンを0101AEと既定の初期値として、32768bitのメモリを2段階で、リードフレームと3000の幅区間からランダムなブレイエッティングして、カラーリ


| | |
|------|-------------|
| 303A | 内沢淑子 部 |
| 303B | 内沢淑子 部 |
| 304 | 速乃 部 |
| 305 | 金メッキ 部 |
| 306 | 内沢 部 |
| 400 | リードフレーム |
| 401 | 光緒機器社 (テープ) |
| 402 | 内沢淑子 部 |
| 403 | 速乃 部 |

| | |
|------------|---------|
| 405A. 405E | 1750222 |
| 406A. 406B | 1750223 |
| 410 | リード盤 |
| 410A | 内野選手区 |
| 410B | 外野選手区 |
| 410C | 捕手リード盤 |
| 411 | 本塁打選手 |
| 412A | ワイター |
| 415 | 監修 |


(8)




1021




二二



(84)



1851



Japanese Patent Laid-Open Publication No. Heisei 8-125066

[TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame
5 Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

[CLAIMS]

1. A resin encapsulated semiconductor device
10 comprising:

a semiconductor chip;
a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and

25 outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

5 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, 10 and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.

15 3. A lead frame comprising:
a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to 20 be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
each of the outer terminal portions of the leads 25 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

5 the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

 connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

10 an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15 4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the 20 leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor 25 chip and adapted to be connected to an external circuit.

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

(B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions,
5 punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead
10 frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;

(C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching
15 dies, thereby removing the cut-off portions;

(D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface
20 of the lead frame toward the outer terminal portions to be externally exposed; and

(E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

(DETAILED DESCRIPTION OF THE INVENTION)

(FIELD OF THE INVENTION)

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 (DESCRIPTION OF THE PRIOR ART)

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and 15 miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor 20 device plastic packages have been advanced from surface-mounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures 25

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal three-dimensional package structure. In addition to an increase in integration degree and improvement in performance, there
5 has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a
10 structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

(SUBJECT MATTERS TO BE SOLVED BY THE INVENTION)

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices.
20 Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with
25 a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of 5 achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 (MEANS FOR SOLVING THE SUBJECT MATTERS)

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be 15 electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected 20 to the outer terminal portion of an associated one of the 25

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be 5 embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the 10 semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair 15 of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a 25 semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded 5 in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect 10 the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the 15 entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a 20 two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The present invention is also characterized by a 25 method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be 5 electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead 10 portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the 15 outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one 20 of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions 25 of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5 (FUNCTIONS)

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of the above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions. Thus, a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of semiconductor devices. In accordance with the present invention, it is also possible to fabricate a resin encapsulated semiconductor device having an increased number of pins.

20

(EMBODIMENTS)

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

25 Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and 5 1B, the reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor 10 device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is 15 attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a resin encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this 20 semiconductor device is mounted on a circuit board, the 25

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of the semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip 101. That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line L. As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 μm (HM122C 5 manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although 10 outer electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

As mentioned above, the resin encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the 15 entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the 20 package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor 25 chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to 5 fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the 10 above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the 15 outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in 20 the fabrication of the semiconductor device, as described 25

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoresist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. In place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second (Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c).

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which 5 desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the 10 resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow 15 or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

20 As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure 25 while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.